Echo canceller employing dual-H architecture having variable adaptive gain settings
US6031908A · kind A · utility
Assignee
Inventors
Key dates
| Filing date | Nov 14, 1997 |
| Grant date | Feb 29, 2000 |
| Priority date | — |
| Expiry date | Nov 14, 2017 |
Classification
- Technology area (CPC H)Electricity
- CPC primaryH04B3/23
- WIPO fieldTelecommunications
- WIPO sectorElectrical engineering
Abstract
An echo canceller circuit for use in an echo canceller system is set forth that provides sensitive double-talk detection. The echo canceller circuit comprises a second digital filter having adaptive tap coefficients to simulate an echo response occurring during the call. The adaptive tap coefficients of the second digital filter are updated over the duration of the call using a Least Mean Squares process having an adaptive gain a. A channel condition detector is used to detect channel conditions during the call. The channel condition detector is responsive to detected channel conditions for changing the adaptive gain a during the call. For example, the channel condition detector may detect the presence of a double-talk condition and set the adaptive gain a to zero. Similarly, the channel condition detector may detect the occurrence of a high background noise condition and set the adaptive gain a to a level less than 1 that is dependent on the detected level of the background noise. Other similar channel conditions and corresponding adaptive gain settings may likewise be utilized.
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.