Logic circuit controlled by a plurality of clock signals
US6046607A · kind A · utility
Assignee
Inventor
Key dates
| Filing date | Aug 13, 1997 |
| Grant date | Apr 4, 2000 |
| Priority date | — |
| Expiry date | Aug 13, 2017 |
Classification
- Technology area (CPC G)Physics
- CPC primaryG06F1/10
- WIPO fieldComputer technology
- WIPO sectorElectrical engineering
Abstract
A semiconductor integrated circuit has an integrally formed logic circuit that is controlled by clock signals. The semiconductor integrated circuit includes a clock signal delay device that generates a plurality of clock signals having phases that are shifted from each other by a small amount with respect to a reference clock signal. The logic circuit is divided into a plurality (N number) of circuit blocks so that each of the circuit blocks is controlled by each of the associated plurality of clock signals to reduce noises. Noises in a CMOS integrated circuit are also reduced by controlled reference clock signals. A CMOS integrated circuit includes at least one CMOS gate with an input terminal being commonly connected to gates of a PMOS transistor and an NMOS transistor, and a latch circuit for transmitting data to the input terminal of the CMOS gate by clock signal control. The CMOS gate is provided with an auxiliary PMOS transistor being inserted at the PMOS transistor side and an auxiliary NMOS transistor being inserted at the NMOS transistor side. A timing control circuit is provided that generates a control clock signal adapted to maintain the auxiliary PMOS transistor and th…
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.