Implementing counters in a system with limited primary memory
US6065130A · kind A · utility
Assignee
Inventor
Key dates
| Filing date | Dec 1, 1997 |
| Grant date | May 16, 2000 |
| Priority date | — |
| Expiry date | Dec 1, 2017 |
Classification
- Technology area (CPC G)Physics
- CPC primaryG06F2201/88
- WIPO fieldComputer technology
- WIPO sectorElectrical engineering
Abstract
A system and method for efficiently managing the primary memory of a processing system such as a general purpose computer system or a telecommunications network by increasing the amount of primary memory available for subscriber allocation through the use of a general purpose counters block (GPCB). The GPCB is divided into an event-map block that assigns event detectors to counters, an event-instructor block which activates the event detectors, an event-indication receiver for receiving signals from the event detectors, an assign/counter that activates general purpose counters, and general purpose counters for incrementing, storing and reporting event count information. The system also provides for designating the general purpose counters to monitor selected events in programs. The events can be monitored on an individual basis or in groups. In addition, a user interface is provided that uses an event-type selector to pick the events the system operator wishes to monitor, and a subscriber selector for indicating which subscribers should be monitored to see if a selected event occurs. The user interface includes a counter report which receives error messages from the counters and re…
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.