Bit insertion approach to convolutional encoding
US6081921A · kind A · utility
Assignee
Inventor
Key dates
| Filing date | Nov 20, 1997 |
| Grant date | Jun 27, 2000 |
| Priority date | — |
| Expiry date | Nov 20, 2017 |
Classification
- Technology area (CPC H)Electricity
- CPC primaryH03M13/23
- WIPO fieldBasic communication processes
- WIPO sectorElectrical engineering
Abstract
A convolutional encoder and method convolutionally encode input bits from an input frame. The convolutional encoder has a predetermined bit input source and a logic circuit. The predetermined bit input source inserts a plurality of predetermined bits into an input register with the input bits. The logic circuit has a plurality of shift registers, a plurality of polynomial generators, and an output generator. The plurality of shift registers shift the input register, including the predetermined bits, to generate shifted data. The plurality of polynomial generators generate respective polynomial values in a plurality of polynomial registers from the shifted data. The output generator generates output data in an output register from the polynomial values corresponding to convolutional encoding of the data in the input register.
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.