Power-related hardware-software co-synthesis of heterogeneous distributed embedded systems
US6086628A · kind A · utility
Assignee
Inventors
Key dates
| Filing date | Feb 17, 1998 |
| Grant date | Jul 11, 2000 |
| Priority date | — |
| Expiry date | Feb 17, 2018 |
Classification
- Technology area (CPC G)Physics
- CPC primaryG06F2119/06
- WIPO fieldComputer technology
- WIPO sectorElectrical engineering
Abstract
Hardware-software co-synthesis is the process of partitioning an embedded system specification into hardware and software modules to meet performance, power, and cost goals. Embedded systems are generally specified in terms of a set of acyclic task graphs. According to one embodiment of the present invention, a co-synthesis algorithm, called COSYN, starts with periodic task graphs with real-time constraints and produces a low-cost heterogeneous distributed embedded system architecture meeting these constraints. The algorithm has a pre-processing phase during which task graphs, system/task constraints, and a resource library for the embedded system are parsed, wherein the resource library has different PEs requiring different power supply voltages. The algorithm also has a synthesis phase, following the pre-processing phase, during which groups of tasks in the task groups are allocated to the PEs in the resource library and edges in the task graphs are allocated to communicate links in the resource library, based on performance evaluation of one or more possible allocations for each of the groups and edges in light of the system/task constraints, wherein (1) two or more PEs in the e…
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.