Addressing system in a multi-port RAM having main and cache memories
US6088760A · kind A · utility
Assignee
Inventors
Key dates
| Filing date | Feb 4, 1998 |
| Grant date | Jul 11, 2000 |
| Priority date | — |
| Expiry date | Feb 4, 2018 |
Classification
- Technology area (CPC G)Physics
- CPC primaryG11C11/005
- WIPO fieldComputer technology
- WIPO sectorElectrical engineering
Abstract
A multi-port memory chip having a DRAM main memory and a SRAM cache memory coupled via a global bus. An addressing system enables the user to perform data transfers between external data ports and the SRAM concurrently with data transfers between the DRAM and the SRAM. To support DRAM operations, DRAM address pins on the memory chip select a data block in the DRAM, and indicates a SRAM line for receiving or transferring data. To support SRAM operations, SRAM address pins determine addressed line and word in the SRAM. To reduce the number of pins on the memory chip the DRAM address pins and SRAM address pins are used for supplying commands that define various memory operations.
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.