Byte synchronization system and method using an error correcting code
US6089749A · kind A · utility
Assignee
Inventors
Key dates
| Filing date | Jul 8, 1997 |
| Grant date | Jul 18, 2000 |
| Priority date | — |
| Expiry date | Jul 8, 2017 |
Classification
- Technology area (CPC H)Electricity
- CPC primaryH04L7/048
- WIPO fieldBasic communication processes
- WIPO sectorElectrical engineering
Abstract
A byte synchronization detection system and method in which a vector subtractor circuit determines an error vector between a current read data pattern and a synchronization bit pattern, and an offset adder circuit determines a Hamming Distance of the next read data pattern by adding the difference between the Hamming Distance from current error vector to the synchronization bit pattern and the Hamming Distance from the next error vector to the synchronization bit pattern. The Hamming Distance is determined by selected elements of the error vector which are the output from the vector subtractor circuit. The offset adder circuit determines a difference between the Hamming Distance of the current read data pattern and of the next read data pattern. The synchronization bit pattern is between 16 and 18 bits in length, inclusive. This approach reduces the probability of synchronization failure and/or mis-synchronization about 4 orders of magnitude over conventional approaches, while also reducing the length of the byte synchronization pattern to 16 bits.
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.