Integrated circuit output buffers having low propagation delay and improved noise characteristics
US6091260A · kind A · utility
Assignee
Inventor
Key dates
| Filing date | Nov 13, 1998 |
| Grant date | Jul 18, 2000 |
| Priority date | — |
| Expiry date | Nov 13, 2018 |
Classification
- Technology area (CPC H)Electricity
- CPC primaryH03K17/164
- WIPO fieldBasic communication processes
- WIPO sectorElectrical engineering
Abstract
Integrated circuit output buffers include first and second pull-down switches and a preferred pull-down control circuit which utilizes a preferred feedback technique to facilitate a reduction in simultaneous-switching noise during pull-down operations and also improve the impedance matching characteristics of the output buffers during DC conditions. The preferred feedback technique also limits the degree to which external noise can influence operation of the pull-down control circuit. First and second pull-up switches and a pull-up control circuit are also provided to improve simultaneous-switching noise and impedance matching characteristics during pull-up operations in a similar manner. The first and second pulldown switches are electrically connected in parallel between an output of the buffer and a first reference signal line (e.g., Vss) and the first and second pull-up switches are electrically connected in parallel between an output of the buffer and a second reference signal line (e.g., Vdd). The pull-down and pull-up switches may comprise NMOS and PMOS transistors, respectively.
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.