Integrating data scaling and buffering functions to minimize memory requirement
US6091426A · kind A · utility
Assignee
Inventors
Key dates
| Filing date | Jul 3, 1997 |
| Grant date | Jul 18, 2000 |
| Priority date | — |
| Expiry date | Jul 3, 2017 |
Classification
- Technology area (CPC G)Physics
- CPC primaryG06T3/4023
- WIPO fieldComputer technology
- WIPO sectorElectrical engineering
Abstract
A scaling circuit residing on a single silicon substrate includes a buffer for storing a plurality of partially scaled data. A multiplier is provided for multiplying a weight signal with each of a plurality of input data to produce a plurality of weighted data. An adder is coupled to (1) the multiplier and (2) the buffer for adding each of the weighted data to one of the partially scaled data to produce a plurality of scaled data. When a first one of the scaled data is produced by the adder, the first one of the scaled data can remain in the buffer until displaced by a new data to be scaled such that the scaling circuit is directly coupled to an external bus without requiring any external buffering memory coupled in between. A method for scaling a block of data and transferring the scaled data to the bus is also described.
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.