Test access port
US6101457A · kind A · utility
Assignee
Inventors
Key dates
| Filing date | Oct 29, 1992 |
| Grant date | Aug 8, 2000 |
| Priority date | — |
| Expiry date | Oct 29, 2012 |
Classification
- Technology area (CPC G)Physics
- CPC primaryG01R31/318555
- WIPO fieldMeasurement
- WIPO sectorInstruments
Abstract
A test access port for an integrated circuit (or circuits) having a test register and a controller is provided. The controller enables the testability functions that have been selected by the test register. The test register performs the select function and the controller performs the enable function. An integrated circuit, having operation circuitry having nodes and external terminals for input and output of signals during normal operation, a test controller connected to at least a first one of said external terminals for receiving signals and for providing output signals during a test operation, and a test register for containing signals representative of selected tests to be performed connected to said test controller and at least a second one of said external terminals and responsive to said output signals of said test controller for enabling selected tests is provided.
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.