Method and system for a digital filter having improved settling time
US6118331A · kind A · utility
Assignee
Inventors
Key dates
| Filing date | Jun 20, 1997 |
| Grant date | Sep 12, 2000 |
| Priority date | — |
| Expiry date | Jun 20, 2017 |
Classification
- Technology area (CPC H)Electricity
- CPC primaryH03H2017/0244
- WIPO fieldBasic communication processes
- WIPO sectorElectrical engineering
Abstract
A method and system for providing a filter having an increased speed and decreased settling time are disclosed. The method and system comprise summing means for adding and subtracting. The method and system further comprise means coupled to the summer for providing a delay; and a clock coupled to the delay providing means. The clock determines a number of samples during a predetermined time. The clock is operated at a plurality of frequencies such that the total number of samples during the predetermined time is a predetermined number. According to the method and system disclosed, the filter has an increased speed. The increased speed of the filter can operate to extend the lifetime of power devices.
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.