Integrated circuit memory device
US6118722A · kind A · utility
Assignee
Inventors
Key dates
| Filing date | Dec 3, 1996 |
| Grant date | Sep 12, 2000 |
| Priority date | — |
| Expiry date | Dec 3, 2016 |
Classification
- Technology area (CPC G)Physics
- CPC primaryG11C11/408
- WIPO fieldComputer technology
- WIPO sectorElectrical engineering
Abstract
An integrated circuit memory device includes a memory cell block including a memory cell array which has a plurality of odd and even numbered subword lines extending therethrough. A first decoder is disposed at a top side of the memory cell block, which receives a first row address and generate a plurality of first control signals in response thereto. A second decoder is disposed at a bottom side of the memory cell block, which receives the first row address and generate a plurality of second control signals in response thereto. A row decoder receives a second row address and generates a word line signal in response thereto. A first driver block including a first plurality of subword line drive circuits adjacent to the memory cell array wherein each of the subword line drive circuits of the first plurality is connected to a respective odd numbered subword line of the memory cell array, and wherein the first plurality of subword line drive circuits drive the respective odd numbered subword lines responsive to odd numbered control signals of the first and the second control signals and the word line signal. A second driver block including a second plurality of subword line drive circ…
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.