Self calibrating VCO correction circuit and method of operation
US6133797A · kind A · utility
Assignee
Inventors
Key dates
| Filing date | Jul 30, 1999 |
| Grant date | Oct 17, 2000 |
| Priority date | — |
| Expiry date | Jul 30, 2019 |
Classification
- Technology area (CPC H)Electricity
- CPC primaryH03L7/103
- WIPO fieldBasic communication processes
- WIPO sectorElectrical engineering
Abstract
A PLL system (10) includes a PFD (24) that receives a reference clock signal (REF CLK) and a feedback clock signal (FBK CLK). The PFD (24) generates an analog signal (TUNE) based on the phase and frequency relationship of the reference and feedback clock signals. The PFD (24) also generates a clock signal based on two PI phase slips for clocking a counter (70). The analog signal is compared against an upper and lower reference voltage in a threshold detect circuit (34) and the signals UP and DOWN supplied to the counter (70). The counter (70) provides a count value that controls the resonant frequency generated by a tank circuit (73). The tuning range of an oscillator (18) is extended by changing the capacitance of the tank circuit (73).
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.