Protocol and bus link system between components of a micro-controller
US6138228A · kind A · utility
Assignee
Inventor
Key dates
| Filing date | Dec 11, 1998 |
| Grant date | Oct 24, 2000 |
| Priority date | — |
| Expiry date | Dec 11, 2018 |
Classification
- Technology area (CPC G)Physics
- CPC primaryG06F13/4243
- WIPO fieldComputer technology
- WIPO sectorElectrical engineering
Abstract
A protocol and internal link system of a micro-controller in which components, interconnected by a parallel BUS link, exchange during a transaction successive messages on a plurality of clock cycles. A master transmitting component transmits, on a current clock cycle, to an addressee slave receiver component, an instruction message, encoded on N+p bits, and comprising a main field, N bits, and an auxiliary field, p bits, comprising an operation code, a signature identifying master and slave component and their transaction. A proof of transmission message and an acknowledgement message are transmitted from the master component to the slave component and vice versa on the following clock cycle. These steps are repeated on at least one subsequent clock cycle.
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.