Circuits for testing memory devices having direct access test mode and methods for testing the same
US6141271A · kind A · utility
Assignee
Inventors
Key dates
| Filing date | Nov 24, 1998 |
| Grant date | Oct 31, 2000 |
| Priority date | — |
| Expiry date | Nov 24, 2018 |
Classification
- Technology area (CPC G)Physics
- CPC primaryG11C29/14
- WIPO fieldComputer technology
- WIPO sectorElectrical engineering
Abstract
An integrated circuit memory device includes a test mode. Data is written to and read from the integrated circuit memory device in the test mode. The integrated circuit memory device includes a memory array that includes memory cells that store data. A test control circuit generates control signals that control the data read from the memory cells. A data output circuit outputs data read from the memory cells from the integrated circuit memory device in response to the test column address strobe signal. In particular, the test column address strobe signal includes a series of high to low and low to high transitions, wherein the data output circuit outputs data read from the memory cells in response to the series of high to low and low to high transitions. The high to low and low to high transitions of the test column address strobe signal may be used to output the data read from the memory cells, thereby reducing the need for an external test clock signal to be supplied to the integrated circuit memory device during testing.
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.