Single-cycle variable period buffer manager for disk controllers
US6157985A · kind A · utility
Assignee
Inventor
Key dates
| Filing date | Oct 16, 1997 |
| Grant date | Dec 5, 2000 |
| Priority date | — |
| Expiry date | Oct 16, 2017 |
Classification
- Technology area (CPC G)Physics
- CPC primaryG06F3/0676
- WIPO fieldComputer technology
- WIPO sectorElectrical engineering
Abstract
The present invention relates generally to the field of disc controllers, and more specifically to an efficient buffer manager for a disc controller. A state machine in the buffer manager is provided which is responsive to a clock controlled by a single frequency base clock signal and a speed selection signal which indicates the speed of the buffer memory and which is designed to provide a base clock signal for the state machine having a fixed base period and an extended second portion of the cycle period which is extended to reflect the time of the RAMs cycle, plus the necessary time to allow for circuit delays and the like. Thus, different speed RAMs can be used in association with the buffer manager designed in this manner, while always controlling access for reading and writing to the RAM during a single complete cycle of the buffer manager. This allows for direct gating of all control signals to the buffer RAM, simplifying the design of the buffer memory controller and its associated logic. The buffer manager synchronizes all requests from various sources, and utilizes a single clock cycle of varying periods to accommodate all speeds of RAMs with just one base synthesizer freq…
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.