Semiconductor storage device
US6160745A · kind A · utility
Assignee
Inventor
Key dates
| Filing date | Feb 29, 2000 |
| Grant date | Dec 12, 2000 |
| Priority date | — |
| Expiry date | Feb 29, 2020 |
Classification
- Technology area (CPC G)Physics
- CPC primaryG11C29/50
- WIPO fieldComputer technology
- WIPO sectorElectrical engineering
Abstract
A semiconductor storage device contains a row redundancy cell array in which redundancy cells are arranged in connection with redundancy word lines respectively and a memory cell array in which memory cells are arranged in connection with word lines respectively. In a normal operation mode, the word lines are sequentially activated in response to input addresses, so that stored information is read out from each of the memory cells of the memory cell array. If an input address coincides with a defective word line address designating a word line being connected with a defective memory cell within the memory cell array, a redundancy word line is selectively activated as a replacement of the word line which is inhibited from being activated, so that stored information is read out from each of the redundancy cells connected with the redundancy word line. In a burn-in test mode, the redundancy word lines and word lines are collectively activated and are subjected to stress, so that a burn-in test is performed on the redundancy cells and memory cells collectively. Thus, it is possible to reduce the time required for the burn-in test in manufacture. In a defectiveness test mode, the redund…
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.