Bus for high frequency operation with backward compatibility and hot-plug ability
US6185642A · kind A · utility
Assignee
Inventors
Key dates
| Filing date | Jul 15, 1998 |
| Grant date | Feb 6, 2001 |
| Priority date | — |
| Expiry date | Jul 15, 2018 |
Classification
- Technology area (CPC G)Physics
- CPC primaryG06F13/4081
- WIPO fieldComputer technology
- WIPO sectorElectrical engineering
Abstract
A peripheral interconnect for a computer system comprising a bridge, a peripheral bus, and a peripheral device, wherein at least one of these components is adapted to selectively operate in either a high performance mode or a low performance mode, the high performance mode using a first operating speed and a first protocol, and the low performance mode using a second operating speed which is lower than said first operating speed, and a second protocol which is different from the first protocol. The disclosed embodiment provides a high performance mode with a 100 MHz speed and a protocol that disallows pacing, and a low performance mode that uses a 66 MHz or 33 MHz speed and a standard PCI protocol that allows pacing. The high performance operating speed can be twice the low performance operating speed, by doubling the clock frequency and clocking data on only one clock edge, or by clocking data on both a rising edge and a falling edge of a clock signal while operating at the lower clock frequency. High performance adapters can provide split transaction capability, with a high performance bridge having the ability to support split transactions or alias split transactions to delayed …
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.