Enhanced error handling for I/O load/store operations to a PCI device via bad parity or zero byte enables
US6223299A · kind A · utility
Assignee
Inventors
Key dates
| Filing date | May 4, 1998 |
| Grant date | Apr 24, 2001 |
| Priority date | — |
| Expiry date | May 4, 2018 |
Classification
- Technology area (CPC G)Physics
- CPC primaryG06F11/0793
- WIPO fieldComputer technology
- WIPO sectorElectrical engineering
Abstract
Device selects lines from each I/O device are brought into a PCI host bridge individually so that the device number of a failing device may be logged in an error register when an error is seen on the PCI bus. Until the error register is reset, subsequent load and store operations are delayed until the device number of the subject device may be checked against the error register. If the subject device is a previously failing device, the load/store operation to that device is prevented from completing, either by forcing bad parity or zeroing all byte enables. By forcing bad parity of zero byte enables, the I/O device will respond to the load or store request by activating its device select line, but will not accept store data. Operations to devices which are not logged in the error register are permitted to proceed normally, as are all load store operations when the error register is clear. Normal system operations are thus not impacted, and operations during error recovery are permitted to proceed if no further damage will be caused by such operations.
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.