Generalized theory of logical effort for look-up table based delay models using capacitance ratio
US6253361A · kind A · utility
19Cited by
1References
25Claims
0Family size
Assignee
Inventor
Key dates
| Filing date | Apr 21, 1999 |
| Grant date | Jun 26, 2001 |
| Priority date | — |
| Expiry date | Apr 21, 2019 |
Classification
- Technology area (CPC G)Physics
- CPC primaryG06F30/327
- WIPO fieldComputer technology
- WIPO sectorElectrical engineering
Abstract
A method for designing a sequence of logic gates in a path is described. In one embodiment, the method includes modeling gate delay as a function of input slew and output load using a delay model and adjusting electrical efforts in each stage to reduce the gate delay along the path. In one embodiment, the electrical efforts in each stage are adjusted to minimize the delay along the path, where the delay along the path is minimized when a product of logical effort and electrical effort associated with each gate is the same.
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.