Dual path asynchronous delay circuit
US6255878A · kind A · utility
Assignee
Inventors
Key dates
| Filing date | May 7, 1999 |
| Grant date | Jul 3, 2001 |
| Priority date | — |
| Expiry date | May 7, 2019 |
Classification
- Technology area (CPC H)Electricity
- CPC primaryH03K5/133
- WIPO fieldBasic communication processes
- WIPO sectorElectrical engineering
Abstract
A precision delay circuit having two delay chains to provide equal delay periods is described. A rising edge of an input pulse signal is supplied to the first delay chain and the falling edge is supplied to the second delay chain. The resultant output signal maintains the pulse width of the input signal and pulse distortion is minimized. In another aspect, a delay circuit for generating a delayed assertion signal that does not maintain the width of the original input signal pulse and which is substantially immune to noise problems is described. An assertion edge of a resultant pulse is timed by the incoming pulse, but the de-assertion edge is timed by the delayed de-assertion edge of the incoming pulse.
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.