Circuit for integrating light-induced charges with improved linearity
US6265737A · kind A · utility
Assignee
Inventor
Key dates
| Filing date | Aug 9, 1999 |
| Grant date | Jul 24, 2001 |
| Priority date | — |
| Expiry date | Aug 9, 2019 |
Classification
- Technology area (CPC G)Physics
- CPC primaryG06G7/184
- WIPO fieldComputer technology
- WIPO sectorElectrical engineering
Abstract
An integrator circuit for photogenerated charges which limits linearity defects. The circuit includes an integration capacitor with a first blade connected to a reference potential and a second blade having a variable potential which receives photogenerated charges. The circuit also includes a resetting MOS transistor of a first type connected to the variable potential at one terminal and to a supply potential on another. The MOS transistor represents a straight capacitance in parallel with the integration capacitor. One or more MOS transistors of a second type are connected to the variable potential and each have a stray capacitance in parallel with the integration capacitor. A variation in the voltage across the terminals of the integration capacitor causes a variation in the value of the straight capacitances of the MOS transistors of the second type which tends to compensate for the variation in the stray capacitance of the MOS transistor of the first type.
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.