Method and apparatus implemented in an automatic sampling phase control system for digital monitors
US6268848A · kind A · utility
Assignee
Inventor
Key dates
| Filing date | Oct 23, 1998 |
| Grant date | Jul 31, 2001 |
| Priority date | — |
| Expiry date | Oct 23, 2018 |
Classification
- Technology area (CPC G)Physics
- CPC primaryG09G5/006
- WIPO fieldAudio-visual technology
- WIPO sectorElectrical engineering
Abstract
An automatic sampling control system for digital monitors. A clock generation circuit generates a sampling clock. A phase controller modifies the phase of the sampling clock by a phase amount. An ADC samples a frame of an analog display signal to generate digital samples. A value which is a function of the samples is generated. The function generally generates a larger value with correspondingly large sample values. The phase amount is modified for successive image frames until a maximum function value is generated. When successive image frames do not change substantially in image content, the phase amount represents the optimal phase change for the sampling clock. If the image content is changing substantially, the phase adjustment may be disabled.
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.