Optoelectronic transceiver having an adaptable logic level signal detect output
US6307659A · kind A · utility
Assignee
Inventors
Key dates
| Filing date | Sep 24, 1997 |
| Grant date | Oct 23, 2001 |
| Priority date | — |
| Expiry date | Sep 24, 2017 |
Classification
- Technology area (CPC H)Electricity
- CPC primaryH04B10/69
- WIPO fieldTelecommunications
- WIPO sectorElectrical engineering
Abstract
An optoelectronic transceiver is provided having an adaptable logic level signal detect output. The preferred embodiments are configured to generate various logic level signal detected signals directly for use by the transceiver host device. A first embodiment generates the SD output based on the actual optical power received over the optical transfer medium. When the received optical power exceeds a predetermined threshold, the monitor voltage exceeds the reference voltage, and the signal detected output is set. The output stage of the circuit can be configured such that in the true state, meaning a signal has been detected, a TTL level signal, a CMOS signal, or a high voltage or high current signal is set to true. The high voltage and high current configurations may be set to any value required under the specific requirements of the application. In a second embodiment an AC signal detecting circuit generates the SD output. A peak signal is compared against an average voltage signal, and when the peak signal exceeds the average signal by a predetermined amount, the SD output is set true. As with the first embodiment, the output stage of the circuit can be configured such that in t…
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.