Method and apparatus for joint synchronization of multiple receive channels
US6335954B1 · kind B1 · utility
Assignee
Inventors
Key dates
| Filing date | Dec 27, 1996 |
| Grant date | Jan 1, 2002 |
| Priority date | — |
| Expiry date | Dec 27, 2016 |
Classification
- Technology area (CPC H)Electricity
- CPC primaryH04B7/0845
- WIPO fieldTelecommunications
- WIPO sectorElectrical engineering
Abstract
An apparatus for joint synchronization of digital communication signals from multiple receive channels comprises a control unit, a metric computer, and a decimator. The control unit generates test sampling phase vectors for use in decimating the signals. The output of the decimator is used by the metric computer to form a metric predictive of the performance of a demodulator. The metric is used by the control unit to select an optimal sampling phase vector. In one embodiment, the metric computer calculates the signal to impairment plus noise ratio (SINR) at the output of the demodulator based on the decimated signals. In one embodiment, a data correlation estimator generates a data correlation estimate for use in calculating output SINR.In another embodiment, the apparatus includes a select unit and a metric computer. The select unit may include a control unit and a decimator. The metric computer also includes at least one decimator. Test sampling phase vectors are provided to the metric computer along with the input signals. The metric computer generates a metric predictive of the performance of the interference canceling processor. The control unit selects a test sampling phase v…
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.