Fault tolerant computing system using instruction counting
US6374364B1 · kind B1 · utility
Assignee
Inventors
Key dates
| Filing date | Jan 19, 1999 |
| Grant date | Apr 16, 2002 |
| Priority date | — |
| Expiry date | Jan 19, 2019 |
Classification
- Technology area (CPC G)Physics
- CPC primaryG06F11/182
- WIPO fieldComputer technology
- WIPO sectorElectrical engineering
Abstract
In order to provide a microprocessor based fault tolerant computing system, hardware counters or event monitors that are normally included on the microprocessor chips are used to count application instructions that are being executed by the microprocessors. By counting the instructions and preempting the execution of the application program after a predetermined number of instructions have been executed, it is possible to cause the application programs to execute in congruent frames so that results from the application can be checked at congruent points of their execution. If the results do not match, then the program can be terminated or if a number of microprocessors are being used, the results can be voted on and the ones that match can be used in further computation by the system.
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.