Serial media independent interface
US6385208B1 · kind B1 · utility
Assignee
Inventors
Key dates
| Filing date | Jun 2, 1998 |
| Grant date | May 7, 2002 |
| Priority date | — |
| Expiry date | Jun 2, 2018 |
Classification
- Technology area (CPC H)Electricity
- CPC primaryH04L12/40006
- WIPO fieldDigital communication
- WIPO sectorElectrical engineering
Abstract
Provided is a 10/100Base-T MAC to PHY interface requiring only two wires (pins) per port, with two additional global wires: a clock wire (pin), and a synchronization wire (pin). This reduction in the number of pins associated with each port is achieved by time-division multiplexing wherein each time-division multiplexed wire combines a plurality of definitions from the conventional 100Base-T interface specified by IEEE 802.3u (clause 22). As a result, each port has its own pair of associated time-division multiplexed wires (pins) and the addition of each port simply requires two additional wires. According to a preferred embodiment of the present invention, information normally transferred on sixteen wires in a conventional 100Base-T interface at 25 MHz is time-division multiplexed onto two wires (corresponding to two pins) that transfer data at 125 MHz, five times the speed of conventional interfaces. Importantly, this multiplexing is done on a port by port basis. Therefore, the number of pins required for a MAC to transceiver interface is two times the number of ports plus two instead of sixteen times the number of ports, and the addition of each additional port requires only two…
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.