High level automatic core configuration
US6425109B1 · kind B1 · utility
Assignee
Inventors
Key dates
| Filing date | Jul 23, 1999 |
| Grant date | Jul 23, 2002 |
| Priority date | — |
| Expiry date | Jul 23, 2019 |
Classification
- Technology area (CPC G)Physics
- CPC primaryG06F30/30
- WIPO fieldComputer technology
- WIPO sectorElectrical engineering
Abstract
A system and method for interconnecting a plurality of cores into a single functional core. The method involves creating for each core a pin configuration structure based on a set of configuration rules. When the cores to be interconnected are selected, the pin configuration structure is accessed by the configurator program tool of the present invention. The configurator program tool then connects the cores together using the pin configuration structure and configuration rules for the selected cores. The configurator program tool generates an error-free high level model of the interconnected cores. The configurator program tool allows configuration flexibility and is general enough to handle most configuration scenarios. The tool is also easy to code, extensible, and can be applied to existing core designs with no modification of the cores themselves.
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.