Topology-independent priority arbitration for stackable frame switches
US6467006B1 · kind B1 · utility
Assignee
Inventors
Key dates
| Filing date | Jul 9, 1999 |
| Grant date | Oct 15, 2002 |
| Priority date | — |
| Expiry date | Jul 9, 2019 |
Classification
- Technology area (CPC H)Electricity
- CPC primaryH04L49/45
- WIPO fieldDigital communication
- WIPO sectorElectrical engineering
Abstract
Each one of a plurality of processors has a data storage register and a unique identifier. A message passing network interconnects the registers and processors. Each processor can store data in each register, but can read data only from its own register. “Master” priority is arbitratively allocated to one of the processors by repetitively, for each processor which has not previously been dismissed as a master candidate and until all but one processor is dismissed as a master candidate: storing a dismissal value in the processor's register; selecting the next portion of the processor's identifier; if the selected portion corresponds to a non-dismissal value, storing the non-dismissal value in all of the registers; if the selected portion corresponds to the dismissal value and if the non-dismissal value is stored in the processor's register, dismissing the processor as a master candidate.
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.