Analog-to-digital converter for monitoring VDDQ and dynamically updating programmable Vref when using high-frequency receiver and driver circuits for commercial memory
US6489912B2 · kind B2 · utility
Assignee
Inventors
Key dates
| Filing date | Apr 10, 2001 |
| Grant date | Dec 3, 2002 |
| Priority date | — |
| Expiry date | Apr 10, 2021 |
Classification
- Technology area (CPC G)Physics
- CPC primaryG11C29/12
- WIPO fieldMeasurement
- WIPO sectorInstruments
Abstract
A memory subsystem package has a memory controller interface ASIC (application specific integrated circuit) and a plurality of memory modules. The ASIC has a bi-directional serial protocol i2C communication bus to off chip drivers for monitoring temperature and for adjusting the environment surrounding the package by controlling fans using fan switches and variable voltage controls. In addition there is provided an Alternating Current Built in Self Test (AC. BIST) with variable data receiver voltage reference for performing high-speed AC memory subsystem self-test for that ASIC enabling writing of pseudo-random patterns to memory, reading them back and comparing the expected results at hardware speeds. Vref can be made to vary across its allowable range during AC self test to provide improved coverage. The system monitors Vddq during normal system operation using an ADC. The system varies Vref as a function of Vddq, using a combination of a DAC and ADC. The system varies Vref as a function of Vddq, such that Vref=1/m*Vddq+OFFSET, where m can be 1, 2, 4, or 8, and where OFFSET can be positive or negative ranging from 1/n*Vddq to n−1/n*Vddq, where n is the voltage granularity o…
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.