Memory having a synchronous controller and asynchronous array and method thereof
US6490225B1 · kind B1 · utility
Assignee
Inventors
Key dates
| Filing date | Dec 4, 2001 |
| Grant date | Dec 3, 2002 |
| Priority date | — |
| Expiry date | Dec 4, 2021 |
Classification
- Technology area (CPC G)Physics
- CPC primaryG11C7/1072
- WIPO fieldComputer technology
- WIPO sectorElectrical engineering
Abstract
A memory controller portion of a DRAM is synchronized to a system clock, while an array portion of the DRAM is allowed to process signals at the array's natural frequency—independent of fixed timing parameters. By allowing the array portion to function at its natural frequency, the array's performance is not limited to “worst case” parameters; instead the DRAM can achieve maximize array performance at all voltage and temperature corners. The controller portion of the DRAM initiates an array access cycle, then waits until the array portion returns a data-valid signal. Since the array portion of the DRAM operates at its own natural frequency the data-valid signal can be completely asynchronous to the controller portion of the DRAM, which is operating in synchronization with a system clock. In order to ensure that the data-valid signal is latched properly, the controller sends an early version of the system clock to the data valid circuitry in the array portion of the DRAM. This early version of the system clock, known as the clock lockout signal, is used to effectively synchronize the output of the array portion to the controller portion, and thereby to the system c…
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.