Memory accessing and controlling unit
US6502172B2 · kind B2 · utility
Assignee
Inventor
Key dates
| Filing date | Jan 11, 2002 |
| Grant date | Dec 31, 2002 |
| Priority date | — |
| Expiry date | Jan 11, 2022 |
Classification
- Technology area (CPC G)Physics
- CPC primaryG06F13/161
- WIPO fieldComputer technology
- WIPO sectorElectrical engineering
Abstract
A memory accessing and controlling unit that controls the transfer of data between a CPU and a memory cluster. The memory accessing and controlling unit comprises a CPU interface circuit and a memory controlling circuit. When the CPU interface circuit picks up a data read request signal from the CPU, a corresponding internal data read request is forwarded to the memory controlling circuit. Next, the memory controlling circuit is sent out some controlling instructions to the memory cluster for reading out the requested data to the CPU. If the CPU also sends out an L1 write-back signal some time later, the memory controlling circuit immediately terminates the current reading operation so that data from the CPU can be written back to the memory cluster.
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.