Low defect method for die singulation and for structural support for handling thin film devices
US6573156B1 · kind B1 · utility
Assignee
Inventors
Key dates
| Filing date | Dec 13, 2001 |
| Grant date | Jun 3, 2003 |
| Priority date | — |
| Expiry date | Dec 13, 2021 |
Classification
- Technology area (CPC H)Electricity
- CPC primaryH01L2221/68327
- WIPO fieldSemiconductors
- WIPO sectorElectrical engineering
Abstract
In certain implementations, a method for chip singulation is provided including etching a frontside dicing trench from a front side of a wafer, forming a temporary holding material, in the frontside dicing trench, etching a backside dicing trench from a back side of the wafer along the frontside dicing trench, removing the temporary holding material and releasing the chip from the wafer or an adjacent chip. Certain implementations may include etching through surface deposited layers on the front side of the wafer. Certain implementations may further include completely filling the frontside dicing trench with the temporary holding material and etching the backside dicing trench to the temporary holding material that is in the frontside dicing trench, such that removing the temporary holding material self-dices the wafer. Certain implementations may include surrounding MEMS structures with the temporary holding material so as to hold the structures during etching of the back side of the wafer. Some implementations may include providing a carrier wafer over the front side of the wafer. In certain implementations, the temporary holding material may be parylene, deposited by vapor depos…
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.