Patent · US Expired

Phase lock loop system and method

US6577174B2 · kind B2 · utility

16Cited by
6References
4Claims
0Family size

Assignee

Inventors

Key dates

Filing dateJul 23, 2001
Grant dateJun 10, 2003
Priority date—
Expiry dateJul 23, 2021

Classification

  • Technology area (CPC H)Electricity
  • CPC primaryH04J3/0688
  • WIPO fieldTelecommunications
  • WIPO sectorElectrical engineering

Abstract

Symmetrical cross coupled PLL circuits provide pseudo-synchronization between two independent clock signals, especially for use in fault tolerant applications. Independent oscillators provide input signals to each of the PLL circuits. The PLL circuits include divide circuitry that provide output signals at some sub multiple of the input clock signals. The phase relationship between the output clock signals from the cross coupled PLL circuits is monitored by phase detector circuits. If the phase of one output clock signal is determined to be advanced relative to the other output clock signal, the phase of that output clock signal is retarded by temporarily increasing the divide ratio of the PLL circuit producing the phase advanced signal.

Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.