Clock recovery in multi-carrier transmission systems
US6577690B1 · kind B1 · utility
Assignee
Inventors
Key dates
| Filing date | Jun 15, 1999 |
| Grant date | Jun 10, 2003 |
| Priority date | — |
| Expiry date | Jun 15, 2019 |
Classification
- Technology area (CPC H)Electricity
- CPC primaryH04L27/261
- WIPO fieldDigital communication
- WIPO sectorElectrical engineering
Abstract
A method and apparatus is provided that computes an optimal estimate of known clock frequency error between the transmitter and receiver using a known pilot signal and the statistics of the noise process. The estimate is computed such that the residual clock error is below the least count (the smallest frequency correction that can be imparted) of the VCXO that controls the receiver sample clock. A tracking technique based on a measure of drift in taps of frequency domain equalizers of different sub-carriers is disclosed. This tracking ensures that the residual mean square error is within a predefined bound. Finally, the least count effects in digitally controlled oscillators (DAC controlled VCXOs and Numerically Controlled Oscillators (NCXO)) are addressed by a dithering mechanism. The dithering mechanism involves imparting positive and negative clock corrections for different lengths of time in such a manner that the residual clock error becomes zero mean. In data mode, a tracking scheme makes uses of variations in frequency domain equalizer taps for determination of clock error estimates, computes a residual clock error estimate different from the clock error estimate generated …
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.