Desynchronizer for a synchronous digital communications system
US6577693B1 · kind B1 · utility
Assignee
Inventor
Key dates
| Filing date | Apr 28, 1999 |
| Grant date | Jun 10, 2003 |
| Priority date | — |
| Expiry date | Apr 28, 2019 |
Classification
- Technology area (CPC H)Electricity
- CPC primaryH04J3/076
- WIPO fieldTelecommunications
- WIPO sectorElectrical engineering
Abstract
A desynchonizer for a synchronous digital communications system serves to recover a useful signal from a synchronous digital input signal. It comprises a buffer for temporarily storing the input signal, a write circuit for writing the input signal into the buffer, a clock-generating circuit for generating a clock signal, and a read circuit for reading the contents of the buffer at the recovered clock rate. According to the invention, the clock-generating circuit includes a calculating circuit for determining an average over the interval between two pointer actions of the input signal, and derives from the average a tuning signal which serves to adjust the recovered clock signal. In this manner, jitter caused by pointer actions which result from a constant offset of the effective bit rate of the received virtual containers is eliminated.
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.