Buffer circuit block and design method of semiconductor integrated circuit by using the same
US6593792B2 · kind B2 · utility
Assignee
Inventor
Key dates
| Filing date | May 23, 2001 |
| Grant date | Jul 15, 2003 |
| Priority date | — |
| Expiry date | May 23, 2021 |
Classification
- Technology area (CPC H)Electricity
- CPC primaryH03K5/1506
- WIPO fieldBasic communication processes
- WIPO sectorElectrical engineering
Abstract
In an LSI design method, a delay adjusting block group including a plurality of buffer circuit blocks which have different delay amounts but which are the same in connection to the external shape and the external size of the block, the input terminal position and the output terminal position, the input terminal capacitance and the driving capability of the output part including the load dependency, is previously prepared and registered into a circuit library. One buffer circuit block selected from the delay adjusting block group is inserted into a signal path in question, and the delay amount of the signal path in question is roughly adjusted by an existing delay amount adjusting method without replacing the selected buffer circuit block, and thereafter, the delay amount of the signal path in question is roughly adjusted by replacing the selected buffer circuit block by another buffer circuit block included in the delay adjusting block group but having a different delay amount. Thus, a highly precise delay amount adjustment can be attained easily for a shortened time.
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.