Programmable digital intermediate frequency transceiver
US6611570B1 · kind B1 · utility
Assignee
Inventor
Key dates
| Filing date | May 5, 2000 |
| Grant date | Aug 26, 2003 |
| Priority date | — |
| Expiry date | May 5, 2020 |
Classification
- Technology area (CPC H)Electricity
- CPC primaryH04B1/28
- WIPO fieldTelecommunications
- WIPO sectorElectrical engineering
Abstract
A monolithic CMOS programmable digital intermediate frequency receiver includes a programmable memory, a clock generator, a sigma delta converter, a digital downconverter, and a decimation filter network. The programmable memory receives and stores a first value representative of a programmable parameter k and a second value representative of programmable parameter N. Coupled to the programmable memory, the clock generator generates a first clock signal, a second clock signal and a third clock signal. The first clock signal has a first frequency, fl, the second clock signal has a second frequency approximately equal to fl/k and the third clock signal has a third frequency approximately equal to fl/N. The sigma delta converter samples an analog input signal having an intermediate frequency using the first clock signal to generate a first set of digital signals. The digital downconverter mixes down the first set of digital signals using the second clock signal to generate a second set of digital signals. Finally, the decimation filter network filters the second set of digital signals using the third clock signal to generate a third set of digital signals.
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.