Method and apparatus for providing highly programmable memory mapping and improved interleaving
US6629219B1 · kind B1 · utility
Assignee
Inventor
Key dates
| Filing date | Mar 31, 2000 |
| Grant date | Sep 30, 2003 |
| Priority date | — |
| Expiry date | Mar 31, 2020 |
Classification
- Technology area (CPC G)Physics
- CPC primaryG06F12/0653
- WIPO fieldComputer technology
- WIPO sectorElectrical engineering
Abstract
A method and apparatus for providing highly programmable memory mapping and improved interleaving includes a system address chip that maps a received memory transaction address to an intermediate address for accessing a memory array having at least one individually addressable memory row. During the translation the memory array is logically partitioned into a plurality of individually addressable memory blocks such that each of said memory blocks are interleavingly accessible independent of how said memory array is populated. The apparatus includes logic to generate at least a portion of the intermediate address by combining selected bits of the transaction address with selected bits of a programmed block address based in part upon the received transaction address.
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.