Precision low jitter oscillator circuit
US6633202B2 · kind B2 · utility
10Cited by
75References
26Claims
0Family size
Assignee
Inventors
Key dates
| Filing date | Apr 12, 2001 |
| Grant date | Oct 14, 2003 |
| Priority date | — |
| Expiry date | Feb 1, 2022 |
Classification
- Technology area (CPC H)Electricity
- CPC primaryH03K2005/00208
- WIPO fieldBasic communication processes
- WIPO sectorElectrical engineering
Abstract
A precision, low jitter oscillator circuit is provided that is particularly well-suited for generating a clock signal in miniature digital systems, such as digital hearing aids. The oscillator includes a plurality of differential inverters configured in a feedback loop to generate an oscillating clock signal. The differential inverters include a capacitive trimming network for adjusting the frequency of the oscillating clock signal and employ resistive loads for minimizing jitter in the clock signal. The components of the oscillator are fabricated in a common silicon process to minimize the size of the oscillator.
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.