Buffering system employing per traffic flow accounting congestion control
US6657955B1 · kind B1 · utility
Assignee
Inventors
Key dates
| Filing date | May 27, 1999 |
| Grant date | Dec 2, 2003 |
| Priority date | — |
| Expiry date | May 27, 2019 |
Classification
- Technology area (CPC H)Electricity
- CPC primaryH04L2012/5681
- WIPO fieldTelecommunications
- WIPO sectorElectrical engineering
Abstract
The method of buffering packets in a digital communications device includes defining an n-level hierarchy of memory partitions, wherein each non-top level partition has one or more child partitions at an immediately lower level of the hierarchy. The memory partitions at the top-most level are pre-configured with a target memory occupancy size, and the target occupancy for each memory partition situated at a lower level is recursively computed in a dynamic manner based on the aggregate congestion of its parent partition, until the target occupancies for the bottom-most memory partitions are determined. Each traffic flow which uses the buffer is associated with one of the memory partitions at the bottom-most level of the hierarchy and packet discard is enabled in the event the actual memory occupancy of a traffic flow exceeds its target occupancy. The memory partitions at higher levels are preferably associated with a group or pool of traffic flows, such as traffic flows associated with a particular egress port and class of service, to thereby selectively control aggregate congestion. The method allows full buffer sharing, the weighted distribution of memory space within a memory par…
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.