Hardware accelerator for normal least-mean-square algorithm-based coefficient adaptation
US6714956B1 · kind B1 · utility
Assignee
Inventors
Key dates
| Filing date | Jul 24, 2000 |
| Grant date | Mar 30, 2004 |
| Priority date | — |
| Expiry date | May 7, 2022 |
Classification
- Technology area (CPC H)Electricity
- CPC primaryH03H21/0043
- WIPO fieldBasic communication processes
- WIPO sectorElectrical engineering
Abstract
A system and method for accelerating least-mean-square algorithm-based coefficient adaptation which executes in one machine clock cycle one tap of the least-mean-square algorithm including data fetch, coefficient fetch, coefficient adaptation, convolution, and write-back of a new coefficient vector. A data memory stores an input signal. A coefficient memory stores a coefficient vector. A multiplication and accumulation unit reads the input signal from the data memory and the coefficient vector from the coefficient memory to perform convolution. A coefficient adaptation unit separate from the multiplication and accumulation unit reads the input signal from the data memory and reads the coefficient vector from the coefficient memory to perform coefficient adaptation at the same time that the multiplication and accumulation unit performs the reading to produce an adapted coefficient vector which is written back into the coefficient memory for use by the multiplication and accumulation unit during a next iteration of convolution to produce an output signal, wherein each tap is executed in one machine clock cycle.
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.