Method and apparatus for improving digital circuit design
US6721926B2 · kind B2 · utility
Assignee
Inventors
Key dates
| Filing date | Jan 25, 2002 |
| Grant date | Apr 13, 2004 |
| Priority date | — |
| Expiry date | Feb 5, 2022 |
Classification
- Technology area (CPC G)Physics
- CPC primaryG06F30/327
- WIPO fieldComputer technology
- WIPO sectorElectrical engineering
Abstract
A method and apparatus provide a digital circuit including dynamic logic that minimizes circuit-path delay, residue logic, and circuit area. The method and apparatus use a library of circuit cells to produce a digital circuit design using a mapping algorithm. The mapping algorithm firstly determines an arrangement of circuit cells to minimize the delay in the circuit design, secondly determines an arrangement of circuit cells to minimize the residue logic for the circuit design, thirdly determines an arrangement of circuit cells to minimize the circuit area for the circuit design, and then repeats the process for each node in the circuit until the best circuit design is produced in accordance with pre-determined criteria.
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.