Electronic circuit device and its design method
US6721930B2 · kind B2 · utility
Assignee
Inventors
Key dates
| Filing date | Aug 7, 2001 |
| Grant date | Apr 13, 2004 |
| Priority date | — |
| Expiry date | Sep 27, 2021 |
Classification
- Technology area (CPC G)Physics
- CPC primaryG06F30/327
- WIPO fieldComputer technology
- WIPO sectorElectrical engineering
Abstract
A method for designing an electronic logic circuit device for reducing delay time degradation due to crosstalk between a wire in question and a wire adjacent thereto and for preventing the increase of designing work in case signal arrival time of each of the wire in question and the adjacent wire is dynamically changed according to the input pattern. Delay time degradations is calculated from range of relative signal arrival time (relative window) of the wire in question and the adjacent wire, and when there is violation of design constraint, delay time degradation is reduced by preventing the relative window from touching a curve of delay time degradation.
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.