FEC scheme for encoding two bit-streams
US6744822B1 · kind B1 · utility
Assignee
Inventors
Key dates
| Filing date | Aug 14, 2000 |
| Grant date | Jun 1, 2004 |
| Priority date | — |
| Expiry date | Oct 1, 2022 |
Classification
- Technology area (CPC H)Electricity
- CPC primaryH04N21/426
- WIPO fieldAudio-visual technology
- WIPO sectorElectrical engineering
Abstract
An encoding system is configured to allow data to be transmitted at one of two selectable bit-error-rate quality factors. The first bit-error-rate quality factor selection corresponds to the conventional ATSC FEC encoding systems, and the second bit-error-rate quality factor selection provides an ATSC-like FEC encoding scheme that substantially improves the bit-error-rate. The first quality factor selection effects a ⅔ trellis encoding, whereas the higher quality factor selection effects a ⅓ trellis encoding. Because the high-quality trellis encoding rate of ⅓ is half the lower-quality trellis encoding rate of ⅔, the data rate of this high-quality encoded bit-stream is half that of the conventional lower-quality encoded bit-stream. The ⅓ trellis encoding is effected using an ATSC-compatible encoding and a modified symbol mapping. The encoding scheme provides 2:1 data redundancy and the symbol mapping provides a maximum distance for the redundant encoding. By combining techniques that each decrease the likelihood of an uncorrectable error at the receiver, the substantial improvement in bit-error-rate can be achieved. At the receiver, a single trell…
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.