Flash memory controller with updateable microcode
US6754765B1 · kind B1 · utility
Assignee
Inventors
Key dates
| Filing date | May 14, 2001 |
| Grant date | Jun 22, 2004 |
| Priority date | — |
| Expiry date | May 25, 2022 |
Classification
- Technology area (CPC G)Physics
- CPC primaryG06F8/65
- WIPO fieldComputer technology
- WIPO sectorElectrical engineering
Abstract
A flash memory controller with a volatile program and data memory is disclosed. The controller loads microcode and data into the program and data memory from a flash memory array upon powerup of the controller. If an error occurs during the download or the microcode does not exist in the flash memory array, then the controller loads microcode and data into the program and data memory from the host computer. In some embodiments of the invention, an initial code is downloaded to the controller so that an evaluation of the configuration of the controller and the flash memory can be communicated to a host computer. The host computer then downloads for storage into the flash memory a tailored microcode and restarts the controller so that the tailored microcode is loaded from the flash memory and executed. In some embodiments, a protection circuit is provided to protect the microcode from accidentally being erased from the flash memory. Additionally, in some embodiments, an interleaved data structure is utilized to minimize wait times during read and write operations to the flash memory.
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.