Active cell crosspoint switch
US6771162B1 · kind B1 · utility
Assignee
Inventor
Key dates
| Filing date | Oct 12, 2000 |
| Grant date | Aug 3, 2004 |
| Priority date | — |
| Expiry date | Feb 13, 2022 |
Classification
- Technology area (CPC H)Electricity
- CPC primaryH03K17/693
- WIPO fieldBasic communication processes
- WIPO sectorElectrical engineering
Abstract
A high-speed, low distortion N×M crosspoint switch selectively routes input signals arriving at any of N input terminals to one or more of M output terminals. The crosspoint switch includes a switch cell array having N rows and M columns of switch cells. Each of N input lines convey the input signal arriving at a separate one of the N input signals to each switch cell of a corresponding array row. Each of M output lines convey output signals generated by cells of a corresponding array column to a separate switch output terminal. Each switch cell contains a CMOS tristate buffer and a memory cell for storing data controlling whether the tristate buffer is active or inactive. When a tristate buffer is active, it buffers an input signal appearing on one of the input lines to generate an output signal on one of the output lines. When inactive, a tristate buffer refrains from generating an output signal in response to its input signal. Each tristate buffer is configured so that much of its capacitance is decoupled from its input line when it is inactive so that it has minimal effect of signal propagation rates on its input line.
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.