Content addressable memory (CAM) devices that utilize multi-port CAM cells and control logic to support multiple overlapping search cycles that are asynchronously timed relative to each other
US6781857B1 · kind B1 · utility
38Cited by
29References
32Claims
0Family size
Assignee
Inventors
Key dates
| Filing date | Nov 27, 2002 |
| Grant date | Aug 24, 2004 |
| Priority date | — |
| Expiry date | Nov 27, 2022 |
Classification
- Technology area (CPC G)Physics
- CPC primaryG11C15/00
- WIPO fieldComputer technology
- WIPO sectorElectrical engineering
Abstract
A CAM device includes an array of multi-compare port CAM cells therein. The CAM cells are configured to support concurrent search operations between multiple distinct search words and entries within the rows of the CAM array. These concurrent search operations may be performed in-sync with respective clock signals that are asynchronous relative to each other.
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.