Error condition handling
US6804794B1 · kind B1 · utility
Assignee
Inventors
Key dates
| Filing date | Feb 28, 2001 |
| Grant date | Oct 12, 2004 |
| Priority date | — |
| Expiry date | Oct 7, 2022 |
Classification
- Technology area (CPC G)Physics
- CPC primaryG06F11/0757
- WIPO fieldComputer technology
- WIPO sectorElectrical engineering
Abstract
In one embodiment of the present invention, a memory controller is provided that includes both a first processor and a second processor. If a memory device controlled by the controller indicates to the controller that an error condition exists in the device, either the first processor or the second processor is selected to handle the error condition. If the first processor is selected to handle the error condition, the first processor handles the error condition according to one or more statically preprogrammed error handling routines. Conversely, if the second processor is selected to handle the error condition, the second processor handles the error condition according to one or more dynamically programmable error handling routines.
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.