System and method for multiplexing synchronous digital data streams
US6807232B2 · kind B2 · utility
Assignee
Inventors
Key dates
| Filing date | Dec 21, 2000 |
| Grant date | Oct 19, 2004 |
| Priority date | — |
| Expiry date | Apr 15, 2023 |
Classification
- Technology area (CPC H)Electricity
- CPC primaryH04J3/0685
- WIPO fieldAudio-visual technology
- WIPO sectorElectrical engineering
Abstract
A system and method for multiplexing synchronous parallel digital data streams with different clock frequencies into a single data stream while preserving each data stream's timing integrity. A plurality of digital data inputs and corresponding clock inputs are coupled to corresponding FIFOs (First In First Out buffers), which are coupled to a data multiplexer (MUX). Each clock input is coupled to a clock MUX which couples to each FIFO and the data MUX. Finally, a transition state machine is coupled to the clock MUX, the data MUX, and the FIFOs. Each digital data input receives a data stream from a source, such as a digital video camera, while the corresponding clock input concurrently receives a corresponding clock signal. The transition state machine controls the selection of a data stream from the MUXed data streams and the selection of the corresponding clock signal from the MUXed clock signals. The transition state machine may receive a selection signal from an external source and transmit the selection signal to the data MUX and the clock MUX, as well as the FIFOs. Each clock input transmits its clock signal to the clock MUX which selects a clock signal based on the selection…
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.